

SIEMENS
Ingenuity for life

EDMD SOLUTIONS
Infinite Design Capabilities at Your Fingertips

HyperLynx Design Rule Check (DRC)

Features and Benefits:

- 32 (HyperLynx DRC Standard) and 40 (HyperLynx DRC Developer) comprehensive SI, PI, and EMI/EMC checks
- Rule parameters can be edited based on technology or on corporate or IC vendor guidelines
- Advanced geometric and topological engines for efficient design rule checking
- Easy design setup and navigation
- Cross-probe to location of design violation from Sharelist (HTML format) error report
- Write and execute custom rules with HyperLynx DRC Developer
- Custom rule authoring supports JavaScript and VBScript and rule debugger (HyperLynx DRC Developer)
- Supports layout data from Mentor and non-Mentor PCB flows, including ODB++ and IPC-2581 standards.

Overview

HyperLynx® DRC is a powerful, fast, electrical design rule checking tool that automates the verification process and enables you to perform design inspection iteratively. Helping you go beyond the error-prone manual approach and limited-scope DRCs built into layout tools, HyperLynx DRC performs complex checks that are not easily simulated, such as rules for traces crossing splits, vertical reference plane change, and EMI/EMC.

The built-in DRCs can be parameterized by PCB designers and hardware engineers alike, as per technology and/or corporate routing or electrical guidelines. Its intuitive Project Setup Wizard makes design setup, rule running, and design analysis easy, irrespective of experience levels. With support for layout data from Mentor and non-Mentor printed circuit board (PCB) design flows, along with ODB++ and IPC-2581 standards, HyperLynx DRC fits seamlessly into your existing PCB process.



Perform design rule checks on boards for electromagnetic interference and signal integrity issues with HyperLynx DRC.

www.siemens.com/eda
www.edmd-solutions.com/hyperlynx

With the HyperLynx DRC, you can write and execute custom rules to increase coverage of design verification. Database objects such as traces, vias, etc. can be accessed using automation object models (AOM). HyperLynx DRC contains a script writing and debugging environment and supports custom rules and scripts written in JavaScript or VBScript.

What's Included

With 32 built-in Design Rule Checks (DRCs) for items such as relative delay and length matching, via-to-via isolation, and closed trace/return loop, the HyperLynx DRC lets you quickly and easily pinpoint trouble spots in your design that can cause potential signal integrity (SI), power integrity (PI), and electromagnetic interference and compliance (EMI/EMC) issues.

The HyperLynx DRC includes a differential pair symmetry, decoupling capacitor coverage, and acute angle, for a total of 40 rules designed to increase the scope of design verification.

Built-in engines for geometric calculation, path finding, and net topology extraction, along with a 2D field solver, provide quick and accurate results without the need to prepare device models. With the HyperLynx DRC, JavaScript or VBScript can be used to access database objects using automation object models and then write and execute custom rules.

Easy Setup and Navigation

HyperLynx DRC is designed for quick and easy access to design data. A built-in Project Setup Wizard walks you through the steps for running design checks on your board. Items such as electrical model assignment, connector definition, power/ground net definition, discrete components, and electrical net definition are all in the Project Setup Wizard.

The scope of the checks can be defined with a specific list of design objects (e.g., power nets, capacitors) called an Object List. With a sophisticated filtering system, a specific object list with names, component values, part numbers, or any other property can be generated automatically.

In addition, the associated parameters for each rule can be edited based on technology and/or corporate guidelines.

Error Reports

Once you've run HyperLynx DRC, an error report such as this list of t-fork topology violations is generated from where you can cross-probe to the location of the design violation. In addition, Sharelist reports (containing the image, violation details, and coordinates) can be generated in HTML for broader team review.

EDMD Solutions
www.edmd-solutions.com

E: info@edmd-solutions.com
in: EDMD Solutions